1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
| //===-- RegisterContext_s390x.h ---------------------------------*- C++ -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
#ifndef liblldb_RegisterContext_s390x_h_
#define liblldb_RegisterContext_s390x_h_
// SystemZ ehframe, dwarf regnums
// EHFrame and DWARF Register numbers (eRegisterKindEHFrame &
// eRegisterKindDWARF)
enum {
// General Purpose Registers
dwarf_r0_s390x = 0,
dwarf_r1_s390x,
dwarf_r2_s390x,
dwarf_r3_s390x,
dwarf_r4_s390x,
dwarf_r5_s390x,
dwarf_r6_s390x,
dwarf_r7_s390x,
dwarf_r8_s390x,
dwarf_r9_s390x,
dwarf_r10_s390x,
dwarf_r11_s390x,
dwarf_r12_s390x,
dwarf_r13_s390x,
dwarf_r14_s390x,
dwarf_r15_s390x,
// Floating Point Registers / Vector Registers 0-15
dwarf_f0_s390x = 16,
dwarf_f2_s390x,
dwarf_f4_s390x,
dwarf_f6_s390x,
dwarf_f1_s390x,
dwarf_f3_s390x,
dwarf_f5_s390x,
dwarf_f7_s390x,
dwarf_f8_s390x,
dwarf_f10_s390x,
dwarf_f12_s390x,
dwarf_f14_s390x,
dwarf_f9_s390x,
dwarf_f11_s390x,
dwarf_f13_s390x,
dwarf_f15_s390x,
// Access Registers
dwarf_acr0_s390x = 48,
dwarf_acr1_s390x,
dwarf_acr2_s390x,
dwarf_acr3_s390x,
dwarf_acr4_s390x,
dwarf_acr5_s390x,
dwarf_acr6_s390x,
dwarf_acr7_s390x,
dwarf_acr8_s390x,
dwarf_acr9_s390x,
dwarf_acr10_s390x,
dwarf_acr11_s390x,
dwarf_acr12_s390x,
dwarf_acr13_s390x,
dwarf_acr14_s390x,
dwarf_acr15_s390x,
// Program Status Word
dwarf_pswm_s390x = 64,
dwarf_pswa_s390x,
// Vector Registers 16-31
dwarf_v16_s390x = 68,
dwarf_v18_s390x,
dwarf_v20_s390x,
dwarf_v22_s390x,
dwarf_v17_s390x,
dwarf_v19_s390x,
dwarf_v21_s390x,
dwarf_v23_s390x,
dwarf_v24_s390x,
dwarf_v26_s390x,
dwarf_v28_s390x,
dwarf_v30_s390x,
dwarf_v25_s390x,
dwarf_v27_s390x,
dwarf_v29_s390x,
dwarf_v31_s390x,
};
#endif
|