|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/X86/X86GenAsmMatcher.inc 8074 { 208 /* andl */, X86::AND32rr, Convert__Reg1_1__Tie0_2_2__Reg1_0, AMFBS_None, { MCK_GR32, MCK_GR32 }, },
22672 { 199 /* and */, X86::AND32rr, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_None, { MCK_GR32, MCK_GR32 }, },
gen/lib/Target/X86/X86GenDAGISel.inc20981 /* 42638*/ OPC_MorphNodeTo2, TARGET_VAL(X86::AND32rr), 0,
37159 /* 77717*/ OPC_MorphNodeTo2, TARGET_VAL(X86::AND32rr), 0,
gen/lib/Target/X86/X86GenFastISel.inc 6196 return fastEmitInst_rr(X86::AND32rr, &X86::GR32RegClass, Op0, Op0IsKill, Op1, Op1IsKill);
gen/lib/Target/X86/X86GenGlobalISel.inc 3119 GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/X86::AND32rr,
lib/Target/X86/X86DomainReassignment.cpp 679 createReplacer(X86::AND32rr, X86::KANDDrr);
lib/Target/X86/X86ISelDAGToDAG.cpp 1184 N0Opc == X86::AND32rr || N0Opc == X86::AND64rr) {
4581 case ISD::AND: ROpc = X86::AND32rr; MOpc = X86::AND32rm; break;
lib/Target/X86/X86InstrFoldTables.cpp 76 { X86::AND32rr, X86::AND32mr, 0 },
1228 { X86::AND32rr, X86::AND32rm, 0 },
lib/Target/X86/X86InstrInfo.cpp 3434 case X86::AND8ri: case X86::AND64rr: case X86::AND32rr:
7264 case X86::AND32rr:
lib/Target/X86/X86MacroFusion.cpp 64 case X86::AND32rr:
lib/Target/X86/X86SpeculativeLoadHardening.cpp 1319 case X86::AND32rr: case X86::AND32ri: case X86::AND32ri8: