reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/ARM/ARMGenAsmMatcher.inc
10652   { 559 /* ldrd */, ARM::t2LDRDi8, Convert__Reg1_1__Reg1_2__MemImm8s4Offset2_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_MemImm8s4Offset }, },
gen/lib/Target/ARM/ARMGenMCCodeEmitter.inc
 7477     case ARM::t2LDRDi8:
lib/Target/ARM/ARMBaseInstrInfo.cpp
 1860   case ARM::t2LDRDi8:
 3538   case ARM::t2LDRDi8: {
lib/Target/ARM/ARMLoadStoreOptimizer.cpp
  224       Opcode == ARM::t2LDRDi8 || Opcode == ARM::t2STRDi8 ||
  833   unsigned LoadStoreOpcode = IsLoad ? ARM::t2LDRDi8 : ARM::t2STRDi8;
 1507   assert((Opcode == ARM::t2LDRDi8 || Opcode == ARM::t2STRDi8) &&
 1530     NewOpc = Opcode == ARM::t2LDRDi8 ? ARM::t2LDRD_PRE : ARM::t2STRD_PRE;
 1534       NewOpc = Opcode == ARM::t2LDRDi8 ? ARM::t2LDRD_POST : ARM::t2STRD_POST;
 1654   if (Opcode != ARM::LDRD && Opcode != ARM::STRD && Opcode != ARM::t2LDRDi8)
 1667     (Opcode == ARM::LDRD || Opcode == ARM::t2LDRDi8) && STI->isCortexM3();
 1675   bool isT2 = Opcode == ARM::t2LDRDi8 || Opcode == ARM::t2STRDi8;
 1676   bool isLd = Opcode == ARM::LDRD || Opcode == ARM::t2LDRDi8;
 1853     } else if (MBBI->getOpcode() == ARM::t2LDRDi8 ||
 1889         if (Opcode == ARM::t2STRDi8 || Opcode == ARM::t2LDRDi8)
 2160     NewOpc = ARM::t2LDRDi8;
lib/Target/ARM/AsmParser/ARMAsmParser.cpp
 7401   case ARM::t2LDRDi8:
lib/Target/ARM/Thumb2InstrInfo.cpp
  208     MachineInstrBuilder MIB = BuildMI(MBB, I, DL, get(ARM::t2LDRDi8));